mirror of
https://git.yoctoproject.org/poky
synced 2026-04-22 15:32:14 +02:00
opensbi: Update to v1.1
This release has: * SBI PMU improvements * RISC-V AIA v0.3.0 draft support * Simple external interrupt handling framework * Xilinx UART-Lite driver * RISC-V privilege specification v1.12 support * RISC-V Svpbmt extension support * RISC-V Smstateen extension support * RISC-V Sstc extension support * RISC-V privilege specification version detection * Platform callback to populate HART extensions * Compile time C arrays support * Probing FDT based drivers using compile time C arrays * SBI HSM improvements * Allwinner D1 platform support * Trap redirection improvements related to [m|h]tinst CSR * SBI v1.0 specification support Overall, this release mainly adds support for various RISC-V ISA extensions ratified in December 2021 along with other improvements. (From OE-Core rev: 337da2a521b060c72375279dac20bc8e3878926e) Signed-off-by: Thomas Perrot <thomas.perrot@bootlin.com> Signed-off-by: Richard Purdie <richard.purdie@linuxfoundation.org>
This commit is contained in:
committed by
Richard Purdie
parent
f869136518
commit
8eb4d3b581
@@ -8,9 +8,8 @@ require opensbi-payloads.inc
|
||||
|
||||
inherit autotools-brokensep deploy
|
||||
|
||||
SRCREV = "ce4c0188d96b2c20c2e08d24646a5e517fe15a4b"
|
||||
SRC_URI = "git://github.com/riscv/opensbi.git;branch=master;protocol=https \
|
||||
"
|
||||
SRCREV = "4489876e933d8ba0d8bc6c64bae71e295d45faac"
|
||||
SRC_URI = "git://github.com/riscv/opensbi.git;branch=master;protocol=https"
|
||||
|
||||
S = "${WORKDIR}/git"
|
||||
|
||||
Reference in New Issue
Block a user