mirror of
https://git.yoctoproject.org/poky
synced 2026-02-12 19:53:03 +01:00
291378cd00
Add architecture and tune includes for MicroBlaze. This covers architecture configuration as well as tune configuration and features. The Xilinx MicroBlaze architecture is a soft-core CPU architecture designed for implementation on Xilinx FPGAs. Because the CPU is a soft-core it can be configured differently depending on resource and performance constraints which affect the ABI and supported instructions. The architecture is also used in other Xilinx products where the core is implemented as part of fixed silicon (e.g. Xilinx ZynqMP). The default tune include 'tune-microblaze.inc' provides the baseline (no features enabled) tune configuration for a target machine. This is similar to other architectures such that the machine.conf includes a tune-*.inc. However due to the customizability configuration is specifically handled on a per machine basis. A machine should configure the available tune features by setting the available features directly by appending to the 'TUNE_FEATURES_tune-microblaze' variable. This tune configuration approach is preferred to avoid the definition of an otherwise large set of possible tune configurations for the available features (14 CPU versions and 11 feature configurations), which would otherwise require >1024 predefined tune configurations. (From OE-Core rev: 295a99a31ca147a271c0c76538c4fb27dbecab27) Signed-off-by: Nathan Rossi <nathan@nathanrossi.com> Signed-off-by: Ross Burton <ross.burton@intel.com> Signed-off-by: Richard Purdie <richard.purdie@linuxfoundation.org>
34 lines
1.9 KiB
HTML
34 lines
1.9 KiB
HTML
# This include describes the math features (integer and floating point) that
|
|
# are available for the MicroBlaze ISA
|
|
|
|
TUNEVALID[multiply-low] = "Hardware multipler with 32 bit result"
|
|
TUNEVALID[multiply-high] = "Hardware multipler with 64 bit result"
|
|
TUNEVALID[divide-hard] = "Hardware divider"
|
|
TUNEVALID[fpu-soft] = "Software FPU"
|
|
TUNEVALID[fpu-hard] = "Hardware FPU in basic mode"
|
|
TUNEVALID[fpu-hard-extended] = "Hardware FPU in extended mode (conversion and square root instructions)"
|
|
|
|
TUNECONFLICTS[fpu-soft] = "fpu-hard fpu-hard-extended"
|
|
TUNECONFLICTS[fpu-hard] = "fpu-soft"
|
|
TUNECONFLICTS[fpu-hard-extended] = "fpu-soft"
|
|
|
|
# Compiler args
|
|
TUNE_CCARGS += "${@bb.utils.contains_any('TUNE_FEATURES', ['multiply-low', 'multiply-high'], '-mno-xl-soft-mul', '-mxl-soft-mul', d)}"
|
|
TUNE_CCARGS += "${@bb.utils.contains('TUNE_FEATURES', 'multiply-high', '-mxl-multiply-high', '', d)}"
|
|
|
|
TUNE_CCARGS += "${@bb.utils.contains('TUNE_FEATURES', 'divide-hard', '-mno-xl-soft-div', '-mxl-soft-div', d)}"
|
|
|
|
TUNE_CCARGS += "${@bb.utils.contains('TUNE_FEATURES', 'fpu-soft', '', '', d)}"
|
|
TUNE_CCARGS += "${@bb.utils.contains_any('TUNE_FEATURES', ['fpu-hard', 'fpu-hard-extended'], '-mhard-float', '', d)}"
|
|
TUNE_CCARGS += "${@bb.utils.contains('TUNE_FEATURES', 'fpu-hard-extended', '-mxl-float-convert -mxl-float-sqrt', '', d)}"
|
|
|
|
# Set target fpu (bitbake known target) to soft or hard (basic or extended)
|
|
TARGET_FPU = "${@bb.utils.contains_any('TUNE_FEATURES', 'fpu-hard fpu-hard-extended', 'fpu-hard', 'fpu-soft', d)}"
|
|
|
|
# Package Architecture formatting
|
|
MBPKGARCH_MATH = ""
|
|
MBPKGARCH_MATH .= "${@bb.utils.contains('TUNE_FEATURES', 'multiply-high', '-mh', bb.utils.contains('TUNE_FEATURES', 'multiply-low', '-ml', '', d), d)}"
|
|
MBPKGARCH_MATH .= "${@bb.utils.contains('TUNE_FEATURES', 'divide-hard', '-div', '', d)}"
|
|
MBPKGARCH_MATH .= "${@bb.utils.contains('TUNE_FEATURES', 'fpu-hard-extended', '-fe', bb.utils.contains('TUNE_FEATURES', 'fpu-hard', '-fb', '', d), d)}"
|
|
|